	ed States Paten	UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/895,934	06/29/2001	David C. Hanley	10014503-1	9392	
7590 06/30/2005			EXAMINER		
HEWLETT-PACKARD COMPNAY			DARROW, JUSTIN T		
Intellectual Property Administration P. O. Box 272400			ART UNIT	PAPER NUMBER	
	O 80527-2400		2132	· · · · ·	
			DATE MAILED: 06/30/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application N	0.	Applicant(s)
Office Act	ion Summary	09/895,934		HANLEY ET AL.
	ion ounnury	Examiner		Art Unit
		Justin T. Darro		2132
Period for Reply	OATE of this communication	n appears on the cov	er sneet with the c	orrespondence address
THE MAILING DATE - Extensions of time may be a after SIX (6) MONTHS from - If the period for reply specifit - If NO period for reply is spec - Failure to reply within the se	t or extended period for reply will, by fice later than three months after the	ION. FR 1.136(a). In no event, ho on. , a reply within the statutory n period will apply and will expir- statute, cause the application	wever, may a reply be tim ninimum of thirty (30) days re SIX (6) MONTHS from n to become ABANDONE(	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).
Status				
1) Responsive to c	communication(s) filed on	·		
2a) This action is FI	NAL. 2b)🖂	This action is non-fi	nal.	
3) Since this applie	cation is in condition for al	lowance except for f	ormal matters, pro	secution as to the merits is
closed in accord	lance with the practice un	der Ex parte Quayle	, 1935 C.D. 11, 45	i3 O.G. 213.
Disposition of Claims				
· _	/are pending in the applic	ation.		
	e claim(s) is/are wit		eration.	
5) Claim(s)				
6) Claim(s) <u>1-6 and</u>				
7) Claim(s) <u>7 and 8</u>				
	are subject to restriction a	and/or election requi	ement.	
Application Papers				
	is objected to by the Eve	minor		
	n is objected to by the Exa iled on <u>29 June 2001</u> is/ar		b) chiected to (	by the Examiner
	t request that any objection t	, •	·— •	-
			-	ected to. See 37 CFR 1.121(d).
	aration is objected to by the	•		
Priority under 35 U.S.C.	· · · · ·			
<u> </u>	-			( )) (7)
	t is made of a claim for fo	reign priority under 3	ວ U.S.C. § 119(a)	-(a) or (t).
	ne * c) None of:	monto hovo hoon		
	copies of the priority docu			
_	copies of the priority docu		• •	
— •	the certified copies of the			u in uns National Stage
	n from the International B detailed Office action for	•	· · · ·	d.
			opies not receive	u.
				,
Attachment(s)		_	_	
1) X Notice of References Cite	d (PTO-892) Patent Drawing Review (PTO-94	4) [	Interview Summary ( Paper No(s)/Mail Da	
	atent Drawing Review (PTO-94 atement(s) (PTO-1449 or PTO/S			atent Application (PTO-152)
Paper No(s)/Mail Date		6)	Other:	-
		•		

D

.

# **DETAILED ACTION**

1. Claims 1-14 have been examined.

### Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. Claims 2-5 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 2 recites the limitation "the RAM" in line 2. There is insufficient antecedent basis for this limitation in the claim. This rejection can be overcome by deleting "RAM" in line 2 and replacing with --first memory element--.

4. Claims 10-14 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 10 recites the limitation "the RAM" in lines 10, 11, 13, and 14. There is insufficient antecedent basis for this limitation in the claim. This rejection can be overcome by deleting "RAM" in lines 10, 11, 13, and 14 and replacing with --first memory element--.

5. Claims 11-14 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 11 recites the limitation "the RAM" in line 2. There is insufficient antecedent basis for this limitation in the claim. This rejection can be overcome by deleting "RAM" in line 2 and replacing with --first memory element--.

# Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

7. Claims 1-3, 6, and 9-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Rager et al., U.S. Patent No. 5,363,447 A.

As per claim 1, Rager et al. illustrates:

a computer-implemented method for managing sensitive data in a terminal (see column 1,

lines 13-16; fixed transmitters for secure information; see column 2, lines 55-57; figure 1, item

101; such as secure transmission device) having

a first memory element (see column 2, lines 62-63; figure 1, item 102; a first volatile memory (RAM)),

a processor having a register (see column 2, lines 66-67; an encryption device containing a second volatile memory (RAM))),

a security circuit (see column 4, lines 40-43; figure 1, items 101 and 106; a tamper detection circuit), and

a power supply circuit arranged to provide power from a first power source when power is available from the first source and from a second power source when power is unavailable from the first source (see column 4, lines 37-40; figure 1, item 101 and 105; a variable power supply powering down the secure transmission device while a constant voltage supply is providing a constant voltage to the encryption device), comprising:

storing sensitive data in the first memory element (see column 4, lines 56-57; figure 1, item 102; storing encryption code and a key in the first volatile memory);

upon loss of power from the first source (see column 4, lines 31-40; figure 1, item 101; powering down the secure transmission device),

switching to power from the second source (see column 4, lines 37-40; figure 1, item 105; while providing a constant voltage to the encryption device), copying the sensitive data from the first memory element to the register (see column 4, lines 31-34; figure 1, items 102 and 106; storing the decrypted encryption code and key from the first volatile memory into the second volatile memory), and

erasing the sensitive data from the first memory element (see column 4, lines 34-36; figure 1, item 102; erasing the decrypted encryption code and keys stored in the first volatile memory); and

upon detecting an attack on the terminal (see column 4, lines 44-45; if the tamper detection circuit activates the reset from detecting tampering),

erasing the sensitive data from the first memory element (see column 4, lines 34-36; figure 1, item 102; erasing the decrypted encryption code and keys stored in the first volatile memory) and the register (see column 4, lines 44-46; figure 1, item 106; the reset line activated by the tamper detection circuit will erase the second volatile memory in the encryption device).

As per claim 2, Rager et al. further discusses:

upon reapplication of power from the first source (see column 6, line 15; figure 3, step 300; upon power up),

copying the sensitive data from the register to the RAM (see column 6, lines 54-55; figure 3, step 306; storing recaptured encryption code and the recaptured key in the first volatile memory from the second volatile memory in the encryption device).

As per claim 3, Rager et al. then specifies:

that the sensitive data includes a general encryption key (see column 6, lines 54-55; figure 3, step 306; storing the recaptured key in the first volatile memory from the second volatile memory in the encryption device).

As per claim 6, Rager et al. also shows:

that the sensitive data includes a general encryption key (see column 4, lines 13-16; figure 1, item 102; the first volatile memory, which may comprise RAM, is used to store the decrypted keys only while the secure transmission device is powered up; see column 4, lines 56-57; storing a key in the first volatile memory). As per claim 9, Rager et al. depicts:

an apparatus for managing sensitive data in a terminal (see column 1, lines 13-16; fixed transmitters for secure information; see column 2, lines 55-57; figure 1, item 101; such as secure transmission device) having

a first memory element (see column 2, lines 62-63; figure 1, item 102; a first volatile memory (RAM)),

a processor having a register (see column 2, lines 66-67; an encryption device containing a second volatile memory (RAM))),

a security circuit (see column 4, lines 40-43; figure 1, items 101 and 106; a tamper detection circuit), and

a power supply circuit arranged to provide power from a first power source when power is available from the first source and from a second power source when power is unavailable from the first source (see column 4, lines 37-40; figure 1, item 101 and 105; a variable power supply powering down the secure transmission device while a constant voltage supply is providing a constant voltage to the encryption device), comprising:

means for storing sensitive data in the first memory element (see column 4, lines 56-57; figure 1, item 102; storing encryption code and a key in the first volatile memory);

means, responsive to a loss of power from the first source (see column 4, lines 31-40;

figure 1, item 101; powering down the secure transmission device),

for switching to power from the second source (see column 4, lines 37-40; figure 1, item 105; while providing a constant voltage to the encryption device), copying the sensitive data

from the first memory element to the register (see column 4, lines 31-34; figure 1, items 102 and 106; storing the decrypted encryption code and key from the first volatile memory into the second volatile memory), and

erasing the sensitive data from the first memory element (see column 4, lines 34-36; figure 1, item 102; erasing the decrypted encryption code and keys stored in the first volatile memory); and

means for detecting an attack on the terminal (see column 4, lines 44-45; the tamper detection circuit activates the reset from detecting tampering),

means for erasing the sensitive data from the first memory element (see column 4, lines 34-36; figure 1, item 102; erasing the decrypted encryption code and keys stored in the first volatile memory) and the register in response to an attack on the terminal (see column 4, lines 44-46; figure 1, item 106; the reset line activated by the tamper detection circuit will erase the second volatile memory in the encryption device).

As per claim 10, Rager et al. also describes:

a circuit arrangement providing for erasure of sensitive data, comprising:

a first memory element (see column 2, lines 62-63; figure 1, item 102; a first volatile random access memory (RAM)),

a register (see column 2, lines 66-67; a second volatile memory (RAM))),

a security circuit configured to detect a security threat to the circuit arrangement (see column 4, lines 40-43; figure 1, items 101 and 106; a tamper detection circuit) and

generate a first signal upon detection of a security threat (see column 4, lines 44-49; figure 1, item 106; activating the reset line to erase memory);

a power supply coupled to the first memory element, the register, and the security circuit (see column 5, lines 65-68; column 6, lines 1-8; figure 1, items 102, 106, and 101; in the event of a power down, the change in power affects the first volatile memory, the second volatile memory and the tamper detection hardware suggesting that all three elements are coupled to the power supply),

the power supply arranged to provide power from a first power source when power is available from the first source and from a second power source when power is unavailable from the first source (see column 4, lines 37-40; figure 1, item 101 and 105; a variable power supply powering down the secure transmission device while a constant voltage supply is providing a constant voltage to the encryption device); and

a processor coupled to the first memory element, the register, the security circuit, and the power supply (see column 5, lines 65-68; column 6, lines 1-8; figure 1, items 102, 105, 106, and 101; in the event of a power down, the change in power affects the processor, the first volatile memory, the second volatile memory, and the tamper detection hardware suggesting that all four elements are coupled to the power supply),

the processor configured to store sensitive data in the first memory element when power is available from the first source (see column 4, lines 31-32; figure 1, item 102; prior to power down, the decrypted encryption code is stored in the first volatile memory), and upon application of power from the second power source (see column 4, lines 31-40; figure 1, item 101; powering down the secure transmission device; see column 4, lines 37-40; figure 1, item 105; while providing a constant voltage to the encryption device),

copy the sensitive data from the first memory element to the register (see column 4, lines 31-34; figure 1, items 102 and 106; storing the decrypted encryption code and key from the first volatile memory into the second volatile memory), and

erase the sensitive data from the first memory element (see column 4, lines 34-36; figure 1, item 102; erasing the decrypted encryption code and keys stored in the first volatile memory).

As per claim 11, Rager et al. further discusses:

that the processor is further configured to copy the sensitive data from the register to the RAM (see column 6, lines 54-55; figure 3, step 306; storing recaptured encryption code and the recaptured key in the first volatile memory from the second volatile memory in the encryption device) upon reapplication of power from the first source (see column 6, line 15; figure 3, step 300; upon power up),

As per claim 12, Rager et al. also shows:

that the sensitive data includes a general encryption key (see column 4, lines 13-16; figure 1, item 102; the first volatile memory, which may comprise RAM, is used to store the decrypted keys only while the secure transmission device is powered up; see column 4, lines 56-57; storing a key in the first volatile memory).

#### Allowable Subject Matter

8. Claims 4, 5, 13, and 14 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

9. Claims 7 and 8 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

10. The following is a statement of reasons for the indication of allowable subject matter:

Claims 4 and 5; 7 and 8; and 13 and 14 are drawn to two methods for managing sensitive data, and a circuit arrangement providing for erasure of sensitive data. The closest prior art, Rager et al., U.S. Patent No. 5,363,447 A, in view of Mitsubishi Heavy Ind. Ltd. (Arakawa), Japanese Patent Application Publication No. 08-095866 A, discloses similar methods and circuit arrangement. Rager et al. explains a second memory element that is electrically erasable programmable read-only memory (EEPROM) external to the processor used to store encrypted data (see column 4, lines 8-10; figure 1, item 103; a non-volatile memory which may comprise EEPROM used to store encrypted representations of the encryption code and key(s)). But, Arakawa describes using volatile random access memory RAM instead of non-volatile EEPROM because the information is lost by tampering with the supply of power to this memory (see ¶ [0017]; drawing 1, item 1 and drawing 2, item 11). In spite of this teaching, Rager et al. teach away from having the first memory element internal to the processor to be written to directly by an external keying device (see column 3, lines 12-26; figure 1, items 100 and 102).

This particular feature explicitly incorporated in intervening claims 4, 7, and 13 renders dependent claims 4 and 5; 7 and 8; and 13 and 14, respectively, to have allowable subject matter.

## Conclusion

11. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- Blackledge, Jr. et al., U.S. Patent No. 5,341,422 A, describes a secure personal computer capable of deleting sensitive data upon attack
- Grider et al., U.S. Patent No. 5,515,540 A, discloses a microprocessor with power from either a system power supply or battery that wipes out encryption registers upon a security violation

• Charron, U.S. Patent No. 6,732,274 B1, a protection device generating a random number unique to an electronic apparatus

## **Telephone Inquiry Contacts**

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Justin T. Darrow whose telephone number is (571) 272-3801, and whose electronic mail address is justin.darrow@uspto.gov. The examiner can normally be reached Monday-Friday from 8:30 AM to 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gilberto Barrón, Jr., can be reached at (571) 272-3799.

The fax number for Formal or Official faxes to Technology Center 2100 is (703) 872-9306. In order for a formal paper transmitted by fax to be entered into the application file, the paper and/or fax cover sheet must be signed by a representative for the applicant. Faxed formal papers for application file entry, such as amendments adding claims, extensions of time, and statutory disclaimers for which fees must be charged before entry, must be transmitted with an authorization to charge a deposit account to cover such fees. It is also recommended that the cover sheet for the fax of a formal paper have printed "**OFFICIAL FAX**". Formal papers transmitted by fax usually require three business days for entry into the application file and consideration by the examiner. Formal or Official faxes including amendments after final rejection (37 CFR 1.116) should be submitted to (703) 872-9306 for expedited entry into the application file. It is further recommended that the cover sheet for the fax containing an amendment after final rejection have printed not only "**OFFICIAL FAX**" but also

#### "AMENDMENT AFTER FINAL".

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (571) 272-2100.

June 24, 2005

JUSTIN T. DARROW PRIMARY EXAMINER TECHNOLOGY CENTER 2100